Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is the difference between these 2 verilog statements

Status
Not open for further replies.

shethpurak

Junior Member level 1
Joined
Nov 15, 2005
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,399
reg1<= #10 reg2 ;
reg3 = # 10 reg4 ;

I understand the blocking no blocking difference but how does #10 makes difference here ?

Please let me know as soon as possible

Thanks
 

Re: what is the difference between these 2 verilog statement

shethpurak said:
reg1<= #10 reg2 ;
reg3 = # 10 reg4 ;

I understand the blocking no blocking difference but how does #10 makes difference here ?

Please let me know as soon as possible

Thanks

During execution "reg4" tekes the value at 0 time, then it wait for 10 time units to assign value to "reg3".,

reg2 asusual nonblocking statement nothing difficult...

hope help full....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top