Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
yes i too would like information on this, more speicificly. i would like to know tips about the length and width of traces for address and data bus to a RAM module and use of splitting to two or more modules.
What sort of tolerances can there be in the length of different traces??
Try search google with following word,
there are more information about layout guideline
=========================
pcb layout guidelines sdram 143 intel
=========================
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.