shrutireddy
Newbie level 4
hi i am mtech student working on a project in DRDO BANGLORE . My project is based on flash memory interfacing with FPGA ....now as part of my project i need to write vhdl code for generating write cycle for flash memory by taking clock,write ,data and address as inputs ....can any one help me ...please