midovambir
Newbie level 6
we i simulate my vhdl program this error appear .
"Formal port in component <euclid> must be an identifier"
can any one help me to overcome this problem...........thanks
"Formal port in component <euclid> must be an identifier"
can any one help me to overcome this problem...........thanks