Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Your post makes little sense. You talk about “first stage” and “next stage”. I don’t see any “stages”. You say Y_out is unknown, but it sure looks to me like it has a value.
What I DO see is that the value of “addr” is unknown. This comes from the control module but you don’t show that code, or any of its internal signals. That’s where I’d look.
And, by the way, it might be URGENT for you, but it’s not for us, so shouting about it will get you nowhere.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
