Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Why system verilog code? If it's going to be implemented in an FPGA or ASIC, requiring it to be in SV is kind of silly as there really isn't anything specifically special about SV that would improve a Verilog only version, or is the plan to use assertions in your code?
If that's the only reason then just use Google like suggested by erikl and get a Verilog version (change the extension from .v to .sv) and add the assertions.
This might be a typical university exercise.
I remember in our 1st year our professor had given us the assignment to develop a VHDL model of a sigma-delta converter. It was required just to work in simulation, no synthesis. I don't remember anything further after so many years. ;-)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.