kishore680
Member level 5
I am designing LDO with PMOS as pass transistor , It should support current upto 50mA. SO width of PMOS should be very very high. But in cadence maximum width i can give is 100u. i need ratio of 6m/1u W/L. How to do that in cadence?