trav1s
Full Member level 1
I have a design with specified 9MHz clock (~111.1 ns period). The final design timing report in SoC Encounter says that the worst slack is 88,862 ns. Note that this is a positive number indicating no setup violations exist. What is the equation for the minimum clock period given these two numbers?