Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Or use an external parser, and make a wrapper using PLI. That would seem a little less painful than doing it all yourself in verilog. Or since you said system verilog, maybe use DPI instead. DPI is less hassle than PLI. But both will still require work on your part. The choice of external vs in verilog itself would depend on what you have to parse... Anyways, just suggesting you look into DPI and see if it fits the bill for your use case.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.