Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

property equivalence verification

Status
Not open for further replies.

siva_7517

Full Member level 2
Joined
Jan 16, 2006
Messages
138
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,401
Hi there,

Can i know what is property equivalence? From my basic understanding it is based on finete state machine verification...and the tools that are used are like Innologic, 0-in, Verix and blacktie. Can anyone share their knowledge on what is property equivalence..thanks.
 

I'm not sure what you mean. What is the context of the question?
 

accroding to me equivalnce checking is checking the num of gates between the synthesized rtl and the golden rtl.
cadence LEC is also used for equivalence checking.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top