Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pinch off voltage vs sturation voltage

Status
Not open for further replies.

Tesla96

Newbie level 5
Joined
Apr 13, 2020
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
84
Hello,

Could anyone explain to me the difference between saturation voltage and pinch off voltage.
The condition to operate mosfets in saturation is to have Vds voltage beyond saturation voltage. Since the channel is pinched off at a lower voltage (V pinch off) why this condition (Vds>Vds,sat => sat.) states?

Thanks in advance
 

In old square low terminology, the Vd voltage where the channel pinches off (that is the voltage where the drain is Vth above gate for NMOS) is where the saturation starts. If you keep increasing the drain voltage wrt to gate, the NMOS is going deeper in saturation.
 
Note that, unlike a BJT, the saturation region in a MOSFET is where it is in the active (constant current) region, not fully turned on.
 
There is a transition region between subthreshold
and saturation regions, and if you are after the benefits
of saturation-region operation (high Rout primarily)
you want to stay out of the suburbs. That means
comfortably above VT, for Vds.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top