Need help understanding pins features of FPGA's for assignment

[Jan89]

Hello all..

I am trying to understand pin assignment for FPGA's. I am currently working on Altera Stratix III - EP3sl70.
Any resources like videos or pdf's or some other tutorials would be very helpful.

Thanks..

 

[vipinlal]

Take a look here,
**broken link removed**

 

[Jan89]

Take a look here,
**broken link removed**

Thanks..!! I was able to do an acceptable pin assignment and soft of played around with the chip planner.. I know that if the I can make short route between pins and the LUT's & LAB's, I can minimize the propagation delay.

I want to understand how I can place the pins such that I get an optimized design.