Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Nanosim integration with VCS

Status
Not open for further replies.

hkrist

Newbie level 4
Joined
Jul 16, 2015
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
61
Hi all,

I have some problem when I use the ns_vcs tool.

Q1.
I am able to simulate the whole chip including digital and analog part, so I think the flow is correct.

There is a spice mode of SRAM in my design, it takes a lot of time to simulate.

I want to accelerate the simulation by using hierarchical array reduction (HAR) in nanosim.

I try it when only using nanosim to simulate the SRAM, it is work.

But I use it in the ns_vcs tool (added define_har_corecell into cfg and -har in vcsAD.init), there is an error message "VCS runtime internal error (core dumped)".

Did I do anything wrong or the feature cannot be used in ns_vcs?

Q2.
https://i.imgur.com/Mk0UwQG.png

As the figure shown, this is a part of the cosimulation waveform.

The light blue waveform is the output of analog circuit, and the waveform at the bottom is it transfer to logic value.

As you see, the light blue one is like a square wave, but after the transfer it is like a step wave instead of square.

Can anyone tell me how did this happen?

I am not a native speakers of english, so I am sorry about if there are errors in the article.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top