Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to use ISCAS benchmark circuit ?

Status
Not open for further replies.

hoangthanhtung

Full Member level 3
Full Member level 3
Joined
Apr 23, 2004
Messages
151
Helped
5
Reputation
10
Reaction score
4
Trophy points
1,298
Activity points
1,362
iscas benchmark

I heard that if you want to test a new standard cell (area, power, delay ...), everybody should use ISCAS benchmark circuits (see site: **broken link removed**)

If I design a set of standard cell (OR, INV, NAND ...) in full-custom design, how can I test my logic gates with ISCAS benchmark ?

If anybody has some example or document, please upload for me

Best regards
 

iscas benchmark circuit

Is there anybody know about this problem ?
 

benchmark circuit

pls some body ans the above question? i have the same problem.
 

Dear All,
You should Design your Full Custom Standard Cells and Design their Layouts. Then The post-Layout extracted netlists of your custom cells should form a Liberty File which could be used in standard Digital design flow.
Then you could synthesize the ISCAS benchmark circuits with your fully customed library. After synthesize, you can obtain the area, estimated Power consumption and ...

Good Luck
Oveis
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top