Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to implement reset circiut for pll

Status
Not open for further replies.

lovelonghair

Newbie level 3
Joined
Mar 19, 2005
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,311
I want tot design a reset circuit for a pll,it is used to delay the power on,can somebody give me some advice or paper ,thanks very much
 

You can connect simple pull down transitors to each alternate stage of your VCO. The other stages can be pulled up(in case your stages are inverting). Then when RESET=1, all are pulled to ground.
 

what 's the name of this kind of circuit?
 

Power On Reset
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top