Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ddr3 sodimm daughter board for haps-80 system

Status
Not open for further replies.
D

david-edaboard

Newbie
Joined
Nov 28, 2021
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
16
Is the sys_clk of MIG is provided by the ddr3 sodimm board?
what is the frequency of the clk provide by the ddr3 sodimm board?
and what is the io standard of this signal? thanks!
 

Sort by date Sort by votes
@david-edaboard
Did you read the spec of the MIG IP core from Xilinx?
I think it is mentioned there in the section where they tell you step-by-step how to configure the core:
 

Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top