Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ADPLL - How to design linear DCO ?

Status
Not open for further replies.

ashik_na

Junior Member level 1
Joined
Feb 16, 2009
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
india
Activity points
1,381
Hi All,
I am designing ADPLL for video applications.
For this ADPLL, I am using DCO as oscillator.
Delay cells are used to generate the oscillation.
But frequency chara ( Freq Vs Code ) of the DCO is not linear.
there is large Δfreq, change at high frequencies for small change in code by comparing with lower frequency side.
For eg - Please see the below table
Code Freq( MHz)
0 530
1 309
2 230
3 181
4 151
5 128
6 112
7 100
8 89

I want to design a linear DCO. What is the possible designs to get the linear frequency chara ?
I am a little confused how these type ADPLL will get locked with this DCO behavior .
Could you Please clarify ?
Thanks in advance..!!
 

First, your question doesn't make sense. It shows that you don't know what you are doing.

What I can suggest is go back buy and read the text book about different types of VCO and the loop dynamics of PLL.
 

hi,
this is not about VCO. i am telling about DCO ( Digital Controlled oscillators )
 

Thanks for clarifying that. Good luck.

:wink:
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top