Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

a simple VHDL register query

Status
Not open for further replies.

tronixbug

Newbie level 6
Joined
Apr 25, 2006
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,358
i wanted to ask that if i want to define a register file in VHDL of size 1024 bits and the code is not to be synthesized, what is the data type that i should use? also if it is synthesizable, what do you suggest.

Thanks in advance.
 

Is this a single register with 1024 bits? If so, it does not really matter, it will be implemented with 1024 flops. While you only get a handful of flops per CLB, the FPGA compiler will distribute them and route the clock and control lines so that timing is met.

If you want a number of addressable registers with this many bits, then you have to use internal RAM. While the compiler will infer when it can use RAM, it is often not as efficient as you can be. Basically, you need to use one of the wizards or CoreGen to implement it in an efficient way.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top