Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

A question about phase-selecting divider...

Status
Not open for further replies.

zhangjavier

Advanced Member level 4
Joined
Jan 10, 2005
Messages
102
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
757
I am now designing a divided-by-2.5 prescaler using phase-selecting technique. So first a divided-by-2 prescaler is designed with CML circuits and then the four quadrature signals are selected by a MUX to the output. The question is how to design the control logic of the MUX. I know the MUX have to choose the signal which is 90 degree delayed with respect to the present signal. But when and how does the swiching happen?
I read some papers about this topic but none of them told me how to control the MUX. Can you please explain this more detaily to me or recommend some papers on my question.
Thank you guys.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top