Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

temperature effect on cmos layout

Status
Not open for further replies.
S

s3034585

Full Member level 4
Joined
May 24, 2004
Messages
226
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
2,087
Hi
I want to know what effect does temperature has on cmos layout design. As per that what all considerations shld be taken while designing the layout. If any one has any info/material/links on Thermal analysis on cmos layouts kindly let me know.

Thanks in advance.
tama
 

The book "Art of analog Layout" By Hastings contains some info about it.
Ie. Thermal gradients etc.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top