Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
well, I think coordinate & orientation are more likely relate to layout than schematic.
during lvs run process, there is cell_name.sp file (if you use calibre) or cell_name.net file (if you use icv), which including coordinate & orientation, is created. I think you might check on that.
Hope this can help.
Sorry for my bad English .
This is used by digital designers to show pin placements and overall size of the physical design for place and route. also used for IP blocks as an initial delivery to a customer during IP development.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
.