Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

warning in 130nm IBM cadence

Status
Not open for further replies.
S

s_ss

Member level 1
Joined
Mar 5, 2010
Messages
40
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
karachi
Activity points
1,682
hello! can anyone help me step by step to design an LNA on 130nm IBM on cadence?I am designing for WLAn 11g at 2.4 GHZ and bandwidth is 167MHz.I have reached a cascode stage but getting warning like vgs-vbs is -2.74 exceeds lower limit -2.6.Can somebody suggest the reason of this warning and keep hepling throughout my design?
 

s_ss said:
hello! can anyone help me step by step to design an LNA on 130nm IBM on cadence?I am designing for WLAn 11g at 2.4 GHZ and bandwidth is 167MHz.I have reached a cascode stage but getting warning like vgs-vbs is -2.74 exceeds lower limit -2.6.Can somebody suggest the reason of this warning and keep hepling throughout my design?
Click to expand...

It's the limit of breakdown voltage of gate oxide, you can find it in design manual
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top