Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Floorplan representations (comparison)

Status
Not open for further replies.

arietto

Newbie level 2
Joined
Dec 26, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
The Russian Federation
Activity points
1,294
Hello!
Can anybody give any materials (or hyperlinks) dedicated to comparison of different floorplan representations (SP,B*-tree, GPE and so on)? I have met a set of such papers, but they cover only a tiny subset of representations.
Which of them is fastest in coding and decoding?
By the way is there any published open-source project, which implements floorplan representations? For example, I'd like to study detailed info about generalized polish expression.
If someone studies floorplan for creating bachelor/master degree project, then let us exchange e-mails, materials, opinions.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top