Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what's wrong with my ΔΣ-ADC

Status
Not open for further replies.
F

fxxjssc

Member level 4
Joined
Jan 6, 2006
Messages
79
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,879
dear all,
i have designed two stage ΔΣ ADC for DC voltage measure. input Voltage is about 0.075v, Vref=0.15, sampling freq=125k, i got 16384 data for FFT analysis. but there are two unwanted peak in the spectrum. please help me to check.
by the way, the left high freq peak is 3702 and the left is 12680
Thanks all
 

Did you think of DC offset voltage, idle tone problem in your design?
 

hi
if you are applying a dc signal then the output waveform shud be the same throughtout. If there are mutliple stages, check if they are properly synchronized. even dc offset can cause this problem.

regards
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top