Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have checked the operating points. The top PMOS transistors have enough headroom to stay in saturation yet still somehow the waveform is getting clipped.
My design requires me to keep the lowest voltage at 0 and highest at 3.3. I want to amplify a small differential signal (common mode at roughly halfway between the supply and the ground) and maintain the same common-mode at the output. The differential signal is getting amplified properly for...
What can be done to avoid clipping on the positive side. Vdd is at 3.3 and VSS is at 0. I am giving an 8mv differential sine wave at the input. The common mode voltage (vref) is 1.5.
Why do we add a capacitor at the LDO output if the LDO output is going to have a huge parasitic capacitance since it is going to be the power net of several blocks?
So should we just add this estimated parasitic capacitance during simulations and stabilize the loop? Is it necessary to make...
What does ECSM capacitance mean? Why do we set separate threshold point when determining the ECSM capacitance at pin level and timing level?
The format for pin level is:
Pin A
{
...
...
ecsm capacitance (rise) {
threshold_pct =50.0
index1=(...)
values=(...)
}...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
