Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Ferdows
Attached is the file
Best*.* ---- solution Freq @ 1.57GHz
Temp*.* --- Solution Freq @ 10GHz
If I change the Solution freq between 1.57 to 10GHz--- I find weird Results...
Thanks
Venu
Hi
Thanks for your replies.
I will write down what I have done.
I used fast sweep with a solution frequency @ 1.6GHz (in pass band) , convergence achieved (after 11 passes) with lambda refinement 0.33 (default)-- I get expected results perfectly,
Now, I increased the solution frequency to...
The outer conductor should not be placed PEC. HFSS by default consider it as PEC...
U can view it in boundary solver display view.. (Outer)..
For driven terminal u will get 2 conductors whereas for driven modal only one conductor.
Hi
I am facing problems with meshing in HFSS for a waveguide filter design
Can u suggest me any document of HFSS inorder to setup the meshing and its convergence..
I can share my file with u ..if required.
Thanks
Venu
If u have 2 conductors at the point u want to add port ... One conductor is selected as a reference for the wave port .. it is just like + and - terminals of a battery.
In the other case of single conductors (Waveguide) there is no reference.
Hi
I am designing a cavity filter with fo @1600MHz and 50MHz BW in HFSS. So, I setup a solution frequency @1600MHz and the results are slightly different (offset by 50MHz) from what is given in the IEEE paper ("True Inline Cross Coupled cavity Filters ").
I am using fast frequency sweep...
Consider the discontinuities in the schematic and a short transmission line, use a t-junction to model the discontinuity in schematic, and use a capacitor model from any of the libraries.
Also u can generate ur schematic from layout except the capacitor.
A ripple pf @max +/-1dB from 500MHz-10GHz.. is it achievable..
My schematic results obtained shows that its achievable when i do a layout simulation the gain slope falls.
Can I reduce the gain @ lower frequencies..?
Thanks
Venu
Hi
Can anyone help me how to flat gain from DC-10GHz using Disturbuted amplifiers.. I am able t flat gain from 2GHz-10GHz employing cascode DA architecture.. but how to obtain flat gain from DC-2GHz (there's a roll off..from 15dB to 7dB)..
Thanks
Venu
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.