Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1， How about the amplifier offset? How about the amplifier PSRR? I see the amplifier tail current depends on supply voltage. Have you tried use an ideal amp in the replica? or an amp with very good psrr? Could the jitter be better?
3, there are many types of delay stages, but it has very large...
noise is quite critical, it depends on the application of your circuits, depends on what you are doing
power relates with voltage through current
offset can be reduced by larger transistor size, flicker noise is smaller for larger transistor size.
noise is not important for some cases, maybe...
1, i think the replica amplifier should be fast enough, the high frequency psrr should be good enough. is your amplifier an ideal one?
2, i read a document. the transistor ratio, between replica and delay cell, is 1:1 for loads, but 0.5:1 for the tail current source. What's your idea?
3, i...
First of all, we talk about Vil/Vih or Vol/Voh only for Logic circuits.
DC sweep sometimes suffers convergence problem. So we can try tran.
When do tran sim, make sure the rising/falling time is long enough so that the results are close enough to DC results.
To onlymusic16:
plot your Vo vs...
Is it a symmetrical load delay stage?
a few thoughts:
1, How about the PSRR of your amplifier?
2, the upper two PMOSs, the size is not identical, are you intend to do that?
BTW what's the transistor ratio between this replica and the delay stages
1, You are right, the output is not rail-to-rail. It doesn't matter.
2, use a diff to single stage after it. take a look at another paper of the same author
PLL Design
I don't understand your question vey well. What are you going to have? You want exactly the same frequency and phase as the stable source? Why not use the frequency reference? What you need is only a buffer.
Hi All,
It has been a long time I read articals, download files, learn your experience here. Now it is time to share something.
I just learned some delta-sigma modulator and did a simple Simulink model in Matlab with 32-bit realization, then a Verilog code 24bit realization with testbench.
A...
gain boosted problem
could you show your circuits?
no improvement after the gain boost amps are inserted? does it mean the two amps don't work at all? could you check your DC operation point?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
