Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to realize a 150db open loop gain OP in CMOS process

Status
Not open for further replies.
E

eric.liu

Newbie level 2
Joined
Apr 8, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
china
Activity points
1,295
dear all
i want to design an OP with 150db open loop gain and 8MHz GBW with 220pF load, which architecture should I choose?
can a two stage OP with a gain-boosted cascoded stage as its first stage and a class AB stage as its second stage work? or choose a three stage OP architecture?
thanks!
 

Omm...

Are you designing TI's DRV603?
 

you need to put multiple stages. Depends upon process etc. If in trouble, try nested miller etc.
I have never done one of those. Just read.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top