Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sam33r

  1. sam33r

    How to construct a Divide by 5 FSM. Please explain the solution.

    I am not getting the logic behind this question. I know how to construct an less complex FSM
  2. sam33r

    How to construct a Divide by 5 FSM. Please explain the solution.

    Q: Draw the state diagram for a circuit that outputs a "1" if the aggregate serial binary input is divisible by 5. For instance, if the input stream is 1, 0, 1, we output a "1" (since 101 is 5). If we then get a "0", the aggregate total is 10, so we output another "1" (and so on)...
  3. sam33r

    Difference between a timing arc and a combination feedback loop?

    Can someone please explain the difference above. Also what will cause them ? ---------- Post added at 20:24 ---------- Previous post was at 20:22 ---------- Also please explain the output of IN = 4'b0101; Out = IN[IN[1:0]]; what is the value of Out?
  4. sam33r

    Which synthesis constraints we generally have.

    Can some one give me a link or explain some basic constraints.
  5. sam33r

    Optimizing code By changing compiler flags option for ARM.

    Hi, I am optimizing libjepeg code crosscompiling it with arm and by changing the compiler flags. Can anyone help me to direct to a link which shows all the options to optimize. Currently I am using O3 - Optimization level mcpu = cortex -pipe.
  6. sam33r

    System Verilog rand and randc

    Hi, Rand generates same iteration of randomized values again and again. randc randomly iterates over all the values in the range and no value is repeated within an iteration. Now can we generate the functionality of randc using only rand keyword. ?
  7. sam33r

    Area report: ASIC Design

    IMO this is not true. Try keeping the same library say 45nm. Increase the the frequency you will notice the area going up, Because there is a trade off between frequency and area. I am not sure why this happens but it does. Can anyone add to the explanation?
  8. sam33r

    Compiling program on Beagle Board with Linux and profiling

    It was random. Sometimes it occur between 2000-3000th or sometimes it occured between 5000-7000th call of the function. But again it was only one run which took so much time out of the 10000.
  9. sam33r

    Compiling program on Beagle Board with Linux and profiling

    Yes I did dumped the execution times of 10000 runs into a file and plotted a graph. Well I thought of the same reason that there might a cache miss which is prolonging the execution. The only thing amazed me was every time I ran the code only one run took so much time and less were very near to...
  10. sam33r

    Buffering Multi Driver Net

    Did you tried inserting a F/F ie pipelining. It worked for me. It disrupts the design but can be handled.
  11. sam33r

    Basic Verilog inout query

    This will lead to glue logic in my opinion. Make sure there is no logic in your top module.
  12. sam33r

    Compiling program on Beagle Board with Linux and profiling

    I am using the function gettimeofday() to calculate time of execution of a certain function . I am running it 10000 times to get the mean, max and min values of execution time. the mean is expected but the max value is way greater then the mean execution time approximately 6-7 times the mean...
  13. sam33r

    test vectors with don'tcares

    Can you please be more specific. Also can you tell more about DUT.
  14. sam33r

    multiple stuck at fault

    My bad I assumed them as Nand gate. In the above case we will require 2 sets of inputs. Work out you will get it. Add an XOR gate it creates some complications.
  15. sam33r

    multiple stuck at fault

    Since X3 is s-a-1 we will give it 0 and we will give x2 = 1/0. Now if x2=1/0 and x3=0 so c1=1(verified whether c1 is s-a-0) to drive c2 to 1 we need to give x4 = 0 and c1 is 1 from the above case. so (x1,x2,x3,x4) = (*,1/0,0,0) -Please Double check

Part and Inventory Search

Back
Top