Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by qutang

  1. Q

    Can someone explain my op amp output?

    the offset of the amp can cause your out to vdd or vss.
  2. Q

    Generating the bias voltage of an op-amp

    Bandgap Reference to ashish_chauhan maybe you can add a cap. at vdd and output.
  3. Q

    How to design a bandgap by using only MOS?

    MOS bandgaps where is your circuits.
  4. Q

    DC-DC step down circuitry

    u can design it by yourself
  5. Q

    Problem with a very low gain of OTA

    about the ota's gain maybe your w/l is not in saturation
  6. Q

    a LDO quesiton,can someone explain?

    v2 is a load error.
  7. Q

    Opampl layout issues concerning Ptat

    layout let the two transistor connect together, let the current as transfer .
  8. Q

    Error Amplifier Design

    a good chapter.
  9. Q

    Generating the bias voltage of an op-amp

    Bandgap Reference why u are using a bandgap bias the opamp?
  10. Q

    Why the ppen loop gain of an opamp is expressed by this equation?

    Open Loop Gain this is a frequency dominant equation.
  11. Q

    Looking for a DC to DC converter for a charger

    DC DC converter yes , it's a boost. and the load is small, it will be easy.
  12. Q

    What's the difference between Gnd and Neutral?

    GND vs Neutral we using gnd as chip design .
  13. Q

    query about design Power supply

    see some book about ac/dc
  14. Q

    how supress off chip 0.1uF in on- chip LDO Voltage regulator

    how do you make your profile back to 0.1 your res net so low.

Part and Inventory Search

Back
Top