Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Opampl layout issues concerning Ptat

Status
Not open for further replies.

surianova

Advanced Member level 1
Joined
Sep 1, 2004
Messages
411
Helped
30
Reputation
60
Reaction score
8
Trophy points
1,298
Location
ASIA
Activity points
3,266
hi!

my bias tail current for opamp is from Ptat. It is use pmos curent mirror from Ptat to mirror other circuit. Plan to use interdigit for layout for the transistor of the tail but find out it very far from Ptat block, if 2 transistor very far, Vth mismatch will occur. how to solve it?
 

layout

let the two transistor connect together, let the current as transfer .
 

layout

yes,you should let the two transistor closer
 

Re: layout

hill said:
yes,you should let the two transistor closer

but sometimes very hard to close bcoz it connect to all over the block in the chip.
 

Re: layout

Using current transfer to replace voltage transfer!
It's very easy!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top