Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm an analog guy trying to make sense of digital tools
a) once you APR a block through ICC, do you do a LVS on APR output. If so, how? for synthesis I know you do conformal or some equivalence checking, what do you do after Layout. do you compare the CEL format with Gate level netlist or RTL...
I believe at smaller process geometries 28nm etc. common-centroid is no longer that used. The layout complexity of having all these metals running around is too much. I have seen people use interdigitization and then put enough dummies to make sure influence distance is taken care of.
I would...
Sorry erikl, I tend to disagree. The paper seems to talk about matching. The OP has done everything. The tempco is zero at ~center. I think the only thing he can do is curvature compensation. Extra trimming etc. won't make anything better.
Gain might not help in offset (unless the succeeding stages are the ones causing the offset). One way would be to use techniques such as auto-zeroing, correlated double sampling etc.
I haven't simulated Switch cap in a while but this basic question came up.
The feedback in SC is caps (albeit with switches). So there is no real DC feedback. Then how can you actually simulated a switch cap amplifier for stability.
Say I have a feedback loop and I want to check stability of it through transients.
How do I figure out what transient amplitude (ie step input amplitude) and rise time do I put as stimulus.
do I put 5mV? 20mV ? 100mV
Is the rise time 5ps? 20ps? 100ps?
I dug around somewhat. It seems that we use tie-low because you don't want to connect directly to Vcc. so you create a softvcc.
However, we don't use a tie-high. Its okay to connect a gate directly to ground.
There is no easy way out of this. Don't make a circuit with so many loops. Can you share what you're trying to do. We could suggest alternate ways to get there.
VEry interesing. It does work as a low gain stage. Is it being used as a sort of a level shifter. Did you ever simulate it vs using pmos and seeing the difference.
Doesn't datasheet specify the maximum Id itself. Why do you need to calculate it.
Remember they pulse the Id when they specify it (as far as I remember) to allow heat to dissipate.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
