Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

LVS issues of APR block

Status
Not open for further replies.
L

love_analog

Advanced Member level 4
Joined
May 2, 2010
Messages
106
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,298
Activity points
1,770
I'm an analog guy trying to make sense of digital tools

a) once you APR a block through ICC, do you do a LVS on APR output. If so, how? for synthesis I know you do conformal or some equivalence checking, what do you do after Layout. do you compare the CEL format with Gate level netlist or RTL
b) Typ RTL has no power pins and I think the .syn will also not have power pins but the APR block will have power pins - how are they reconciled in LVS.

thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top