Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: [100 poits] Help me with this "Z" propagation
The original rom_model.v is not nicely coded. Are there better ways instead of hacking the rom_model?
My design hierarchy is
TB.vhdl
---->ip_TOP.v
---->ip_Module.v
---->ip_memory.v
in which the ip_memory is parameterized in ip_Module.v, not in ip_TOP.v
module ip_memory (a,b,c);
parameter INIT_ARRAY = 1'b0; //defult value
// The INIT_ARRAY renders the ip_memory to...
I am new to microcontroller based designs. I have the ARM-7TDMI-S RTL codes. The technical ref manual gives timing diagram without considering the timing of memory access. Is it customary practise to use ARM with SDRAMs?
I believe it's do-able if the CLKEN is inactive long enough by memory unit..
In the software industry, at first compilers were expensive and inaccessible.. then slowly GNU toolchains came out..
Will this possibly happen in ASIC synthesis/P&R world? :?:
reset recovery timing violation
We are getting recovery timing violation in some part of the memory, in the past we tend to ignore them. Since it's not as well known as setup/hold, and i can not find them in previous training manuals.
Can anybody help to explain?
TIA!
ncsim script
I use the save command script often, but lately after upgrade to
some funny version, it sometimes write a plain restore.tcl file..
other times write some funny restore.tcl which in turn calls another
restore.tcl.svf file..
What is the trick to disable this annoying phenomenon?
I am running batch simulations but sometimes due to license issue, NCSIM just fails with a Error Status 2.. but I need to check this status to decide whether the result can be compared with reference. I found $status return 0 irregardless whether NCSIM fails or not.
2nd question, after I...
Hi, there
I was Verilog (Modelsim-XE/ISE) user now trying to read up SystemVerilog.
What are the tools supporting SystemVerilog?
I need a simulator and a synthesizer for my practices.
Thanks in advance!
:D
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
