Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
In a single ended double output diff amp, one of the i/ps is grounded. Can somebody tell me how the Ic flows through the transistor when the base is at zero voltage?
Regards
Brittoo
Hi
As per my understanding, the WPE implications are as follows:
>> S-oriented devices(Source close to well edge): Vth increases
>> D-oriented devices: Ids increases
Is this understanding correct :?:
Regards
Brittoo
Hi
As per my understanding, the WPE implications are as follows:
>> S-oriented devices(Source close to well edge): Vth increases
>> D-oriented devices: Ids increases
Is this understanding correct :?:
Regards
Brittoo
Hi all
I am a Diploma holder working in the VLSI field from the past 4 years. I want to continue higher education but am confused as to whether i should go for MBA/B Tech (either of them through distance education).
Need your suggestions on this front.
Regards
Brittoo
Hi
I would like to know how the DNW being N-type makes way for the PW/RW. Can someone please provide more info on the fabrication details of the DNW.
Regards
Brittoo
Hello all
Here are some of my doubts:
1.Why does carrier mobility reduce with temperature for pmos/nmos?
2.Why do low Vt devices have high leakage?
3.Why does the voltage drop happen when the nmos is used to generate a logic "high"?
4. Why do series connected "n" number of nmos/ pmos...
Hi all
I get the following error while trying to stream in the LEF file:
"Constraint minSpacing does not match the referenced technology database:Cannot modify a read-only technology database.Technology information was ignored"
Anybody has any idea as to what needs to be done here...
Hi Protonixs/Bellona
Thanks for the suggestions. I do not have the liberty to delete the LVS mkr layers. The RC switch in Calibre was not working for me as well. Any other suggestions are welcome!!
Regards
Brittoo
Hi
I am unable to waive the dummy resistors during the Calibre LVS run(not accounted for in the sch) and end up having property mismatches. Any idea how this can be achieved using the Calibre settings?
Regards
Brittoo
Hi
I am trying to setup svn for our project. While trying to embed the "lock-modify-unlock" feature, i found that lock/unlock commands are not found.
Can somebody please let me know how to get these commands on svn?
Regards
Brittoo
Re: Threshold vol. variation by implant addition to the chan
Hi erikl
Thanks for your reply.Is there any paper/book that could give more information concerning this matter ?
Regards
Brittoo
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.