Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Threshold vol. variation by implant addition to the channel

Status
Not open for further replies.

Brittoo

Member level 5
Joined
Jan 24, 2007
Messages
88
Helped
13
Reputation
26
Reaction score
0
Trophy points
1,286
Activity points
1,824
Hello all

This is in reference to the statement : "The threshold vol. of a nmos FET can be increased by doping the channel with p-type impurities."[/b]

The channel is formed along the gate poly length.This poly also acts as a mask for S/D implantation.So, when/how is this implantation done in the channel region ?

Regards
Brittoo
 

Re: Threshold vol. variation by implant addition to the chan

Brittoo said:
when/how is this implantation done in the channel region ?
A special (additional) (Boron) p-implant - either on the full non-n-well area, or using an extra selection mask for the concerned transistors before the poly deposition.
 

Re: Threshold vol. variation by implant addition to the chan

Hi erikl

erikl said:
Brittoo said:
when/how is this implantation done in the channel region ?
A special (additional) (Boron) p-implant - either on the full non-n-well area, or using an extra selection mask for the concerned transistors before the poly deposition.

Thanks for your reply.Is there any paper/book that could give more information concerning this matter ?


Regards
Brittoo
 

Re: Threshold vol. variation by implant addition to the chan

Brittoo said:
Thanks for your reply.Is there any paper/book that could give more information concerning this matter ?
Brittoo
Hi Brittoo,
I got this from a technical documentation of our fab, and this is company confidential of course, sorry!
It concerns additional process options: Low leakage needs high Vth; additional VTN & VTP masks are necessary in this case.
There are also contrary low Vth process options available, in order to create special low Vth or even so-called native fets (Vth≈0). Vth lowering is achieved with counter-doping. All these process options need 1 or 2 additional masks with the associated lithography step, low voltage low dose ion implantation and concluding oxide deposition.
Cheers, erikl
 

Re: Threshold vol. variation by implant addition to the chan

Channel implant is your N-well, P-well (depending on
process construction, whether you have one, the other
or both). Not self-aligned. May be supplemented for
additional "flavors".

My primary process has 8 kinds of FET, N and P with
depletion mode, intrinsic, low and high VT each. The
combination of gate poly doping and epi doping makes
it possible to do this with I think only 5 explicit implant
shots.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top