Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
For me, what works is to represent it in the schematic with a hand
calculated pcapacitor value. Pcapacitor doesn't bother LVS and in
an extracted-based simulation the real interconnect capacitance
will replace it (presuming your PDK has a good rules set).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.