1. Announcement:
    Forum rules & policies (quick reference)
    alexan_e (Super Moderator)
    7th August 2014
    Views:
    8,221
Page 1 of 636 1231151101501 ... LastLast
Threads 1 to 30 of 19058

Forum: PLD, SPLD, GAL, CPLD, FPGA Design

Simple and Complex Programmable Logic Devices from Altera, Cypress, Xilinx. Field Programmable Gate Array. Device specific VHDL/Verilog/SystemC questions.

  1. Sticky Thread Sticky: IEEE Standard for Standard SystemC® Language Reference Manual

    Started by bassa, 17th January 2012 03:22
    • Replies: 2
    • Views: 6,257
    2nd June 2013, 16:13 Go to last post
  2. Sticky Thread Sticky: ALL E-BOOKS HERE WILL BE DELETED!!! USERS WILL BE WARNED !!!

    Started by klug, 21st March 2007 21:21
    • Replies: 0
    • Views: 13,667
    21st March 2007, 21:21 Go to last post
    • Replies: 6
    • Views: 123
    Today, 02:59 Go to last post
  1. Verilog Quad 7-seg display

    Started by Azaxa, Yesterday 21:15
    • Replies: 6
    • Views: 133
    Today, 02:42 Go to last post
    • Replies: 8
    • Views: 217
    Yesterday, 18:06 Go to last post
    • Replies: 6
    • Views: 114
    Yesterday, 17:15 Go to last post
  2. Binning + Pipeline, How to do it, please?

    Started by flote21, 11th October 2014 16:38
    • Replies: 19
    • Views: 935
    Yesterday, 16:47 Go to last post
  3. Light-cycle game [HELP]

    Started by zilch, Yesterday 11:40
    • Replies: 0
    • Views: 41
    Yesterday, 11:40 Go to last post
  4. Recomendation for a good VHDL book

    Started by flote21, 23rd October 2014 20:16
    • Replies: 2
    • Views: 204
    Yesterday, 08:31 Go to last post
  5. Need help on pipelining in square root using verilog

    Started by dipin, 15th October 2014 12:44
    • Replies: 12
    • Views: 521
    Yesterday, 07:59 Go to last post
  6. mcf5272 coldfire programing?

    Started by arem, 23rd October 2014 22:49
    • Replies: 0
    • Views: 86
    23rd October 2014, 22:49 Go to last post
  7. Altera Qsys Generated Pci Express Wrapping

    Started by emrelevent, 23rd October 2014 18:31
    • Replies: 1
    • Views: 51
    K-J
    23rd October 2014, 18:43 Go to last post
    • Replies: 6
    • Views: 184
    FvM
    22nd October 2014, 16:34 Go to last post
  8. [Moved] cascaded mux implementation using vhdl

    Started by rekhavp, 21st October 2014 09:28
    • Replies: 3
    • Views: 162
    22nd October 2014, 16:06 Go to last post
    • Replies: 0
    • Views: 107
    22nd October 2014, 15:48 Go to last post
  9. Moved: cascaded mux implementation using vhdl language

    Started by rekhavp, 22nd October 2014 15:51
    •  
    •  
    • Replies: 0
    • Views: 55
    22nd October 2014, 14:58 Go to last post
    • Replies: 5
    • Views: 180
    22nd October 2014, 06:36 Go to last post
    • Replies: 0
    • Views: 95
    22nd October 2014, 03:58 Go to last post
  10. [MOVED] any VHDL code available that implement PCA?

    Started by jmatsushita, 21st October 2014 16:18
    • Replies: 7
    • Views: 143
    21st October 2014, 18:49 Go to last post
  11. doubt about static timing analysis

    Started by kommu4946, 22nd May 2014 05:23
    2 Pages
    1 2
    • Replies: 26
    • Views: 923
    21st October 2014, 16:49 Go to last post
  12. how to convert verilog into schematic in OS X?

    Started by simongu89, 21st October 2014 06:26
    • Replies: 1
    • Views: 276
    21st October 2014, 16:06 Go to last post
    • Replies: 2
    • Views: 155
    21st October 2014, 15:28 Go to last post
  13. Generating a pulse of 100ns

    Started by mehanathan, 17th October 2014 04:28
    • Replies: 8
    • Views: 379
    21st October 2014, 13:01 Go to last post
  14. Doubt in Modelsim, simulation taking more time, I am doing correctly?

    Started by abu9022, 19th October 2014 17:52
    2 Pages
    1 2
    • Replies: 23
    • Views: 440
    20th October 2014, 18:06 Go to last post
  15. sdf file Error: Failed to find instance

    Started by abu9022, 20th October 2014 06:04
    • Replies: 3
    • Views: 166
    20th October 2014, 17:54 Go to last post
    • Replies: 4
    • Views: 215
    20th October 2014, 05:49 Go to last post
  16. xilinx timing analysis report

    Started by arishsu, 17th October 2014 03:52
    • Replies: 9
    • Views: 455
    20th October 2014, 05:35 Go to last post
  17. Wireless Video starter Kit

    Started by mkrtich.nazaryan, 20th October 2014 02:31
    • Replies: 0
    • Views: 102
    20th October 2014, 02:31 Go to last post
  18. decoder verilog code

    Started by vead, 17th October 2014 14:41
    • Replies: 9
    • Views: 427
    19th October 2014, 18:52 Go to last post
  19. [SOLVED] Verror 3033 the design unit was not found

    Started by abu9022, 18th October 2014 22:14
    • Replies: 4
    • Views: 297
    19th October 2014, 17:25 Go to last post
    • Replies: 3
    • Views: 177
    FvM
    19th October 2014, 17:00 Go to last post

Page 1 of 636 1231151101501 ... LastLast