Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

zero width pulse problem?

Status
Not open for further replies.

rettylee

Newbie level 6
Joined
Dec 9, 2010
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,355
Hi,guys:
when I wrote a simple alway block,the 0 width pulse problem came out..

always@(posedge clk) begin
a = $random;
end
always@(negedge clk) begin
b = $random;
end

But saw the waveform ,I found that the sometimes a and b changed at the same time.There is a "0" width pulse in "clk".Anyone can tell me how to remove the "0" width pulse from the "clk" signal ?
Thanks for your help....
 

permute

Advanced Member level 3
Joined
Jul 16, 2010
Messages
923
Helped
295
Reputation
590
Reaction score
268
Trophy points
1,343
Activity points
8,543
what is "clk" connected to. my guess is that you have some other issues. inertial delays might work, but most likely you've generated "clk" from some expression where a term gets updated which causes clk to go to 1 AND starts the evaluation of a process that updates another term, causing clk to go to 0.
 

rettylee

Newbie level 6
Joined
Dec 9, 2010
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,355
The "clk" came from analog behavior model with multi_driver....Maybe the problem is from there.But now I could not rewrite the analog behavior model ,is there any method to remove the "0" width pulse?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top