Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Xilinx system generater

Status
Not open for further replies.
A

ankitk1990

Newbie level 3
Joined
Jun 30, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,311
I wanted to map 4 bits to 1 symbol in an input data stream using system generator in simulink..I am trying to use downsample but am not sure if its correct..
 

Status
Not open for further replies.

Similar threads

electroM
Xilinx System Generater (sys gen)
Replies
1
Views
640
yura717
yura717
M
orcad,altium or xilinx
Replies
1
Views
831
Ow@i$
O
S
Xilinx 9.1 i version
Replies
1
Views
2K
alexan_e
alexan_e
K
Xilinx ise ds timing constraints
Replies
1
Views
1K
sv1437
S
H
DCM Module in Xilinx 10.03
Replies
0
Views
831
harsh51191
H
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top