Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx synthesis no error , but not map , place & route ... ?

Status
Not open for further replies.

gunnerunbeaten

Member level 2
Joined
Nov 15, 2010
Messages
42
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,551
i run synthesis in command line ( linux ) . the .ngc file is created , the report is :
Code:
Total REAL time to Xst completion: 1864.00 secs
Total CPU time to Xst completion: 1854.77 secs
 
--> 


Total memory usage is 1218896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2819 (   0 filtered)
Number of infos    :  302 (   0 filtered)

but synthesis stop and give error :
Code:
rm dnbfcs12_dfpga_LX150T.xst dnbfcs12_dfpga_LX150T_tmp.xst
make[2]: *** No rule to make target `implement/makefile', needed by `implement/DFPGA_REV2\/LX150T/dnbfcs12_dfpga.bit'.  Stop.
make[2]: Leaving directory `/home/lxcong/dini/DNBFC_S12_PCIE/template/srilvhdl/bio_hardware/TwoMemChip/ise'
make[1]: *** [lx150t_900] Error 2
make[1]: Leaving directory `/home/lxcong/dini/DNBFC_S12_PCIE/template/srilvhdl/bio_hardware/TwoMemChip/ise'
make: *** [dnbfcs12_dfpga_rev2] Error 2
what are errors ?
 

Hi ! i knew that error . the reason is simply , the folder implement miss file : 'makefile' . :)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top