Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx custom precision floating point adder

Status
Not open for further replies.

spman

Advanced Member level 4
Full Member level 1
Joined
Aug 15, 2010
Messages
113
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,061
Hi,
I want to generate a floating point adder by Xilinx core generator. My data isn't the standard precision floating point. I want to use a custom precision with 28 bits. But the problem is that the core for custom precision doesn't use dsp slices and is implemented with logic only. The design needs lots of adders and must be implemented with high frequency constraints. What should I do to use dsp slices?

My FPGA is Virtex6 xc6vlx240t.

Thanks in advance
 

barry

Advanced Member level 7
Advanced Member level 7
Joined
Mar 31, 2005
Messages
6,058
Helped
1,178
Reputation
2,368
Reaction score
1,338
Trophy points
1,393
Location
California, USA
Activity points
32,954
I think the obvious answer is that you should think about converting your custom precision data to a format the core wants, and then convert them back, if you need to.
 
  • Like
Reactions: spman

    spman

    Points: 2
    Helpful Answer Positive Rating

TrickyDicky

Advanced Member level 7
Advanced Member level 7
Joined
Jun 7, 2010
Messages
7,109
Helped
2,080
Reputation
4,179
Reaction score
2,045
Trophy points
1,393
Activity points
39,763
even better, switch to fixed point. And life just gets easier.
 
  • Like
Reactions: spman

    spman

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top