Non AMP

xilinx and SDC constraint files

Thread starter buenos
Start date Aug 5, 2009

Status: Not open for further replies.

Aug 5, 2009

#1

buenos

Advanced Member level 3

xilinx sdc

hi

can we use SDC constraint files with xilinx ISE-webpack/XST design flow?
how?

Aug 7, 2009

#2

K

kel8157

Full Member level 2

sdc constraint

You must manually translate SDC into Xiling UCF constraints.
If you use Altera then you can use SDC directly.

Aug 7, 2009

#3

buenos

Advanced Member level 3

xilinx files sdc

ok. thanks.

Status: Not open for further replies.

Similar threads

K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
G
SDC file for clock creation
- Started by gahelton
- May 8, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
P
SDC constraint inside Xilinx ISE
- Started by promach
- Aug 16, 2021
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
M
How to instantiate another vhd file inside testbench, where the testbench is used for opening files
- Started by metamisers
- Jan 6, 2024
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
Z
[SOLVED] What command can save out existing flash and then save it back on Xilinx Alveo U280
- Started by zzzhhh
- Jun 12, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design