worst case propagation delay calculation in cadence virtuoso

Status
Not open for further replies.

nimoshy

Newbie level 2
Joined
Mar 2, 2012
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,293
I have designed a 16-bit modified radix-4 booth multiplier in cadence and simulated it using ADE (Analog Design Environment).
I wonder if there is any automatic method to calculate the worst case propagation delay of this circuit or I have to use a brute force method to find it?
As a matter of fact I don't have enough time to measure the delay of all 2^16 * 2^16 different inputs
Please help
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…