Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can you please clear what do you mean by output.. ? if Q is not.
and another thing is with your conditions you flipped S and R which is not conventional and if we forget about Q for now then these are just NOR gated SR latch and NAND gated SR latch.. so it would help if you can share the source of your problem , or its just an hypothetical condition?