Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
sometimes Positive Skew can alleviate setup violation caused by long delay.
if setup violation is the main problem you have to fix ,then you can utilize Positive Skew to Improve frequency ,but Positive Skew can put pressure on hold time. hold time problems will comes up when you have too big Positive Skew.
fortunately, slight hold violation can be fixed at the backend when clock tree is generated.