Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Will Positive Skew Improves frequency or decrease frequency

Status
Not open for further replies.

kunal1514

Full Member level 1
Joined
Dec 13, 2006
Messages
98
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,027
positive skew

Hi All,

Will Positive Skew Improves frequency or decrease frequency.
 

positive skew clock frequency

sometimes Positive Skew can alleviate setup violation caused by long delay.
if setup violation is the main problem you have to fix ,then you can utilize Positive Skew to Improve frequency ,but Positive Skew can put pressure on hold time. hold time problems will comes up when you have too big Positive Skew.
fortunately, slight hold violation can be fixed at the backend when clock tree is generated.
 

skew + setup + frequency

postive skew of the clock implies a delayed clock !
therfore +ve skew decreases the frequency .

I agree with "wice", to the point that

1) positive skew improves your setup margin, but degrades ur hold margin !

2) a small hold margin of hold violation can be fixed at the backend, when the CTS is performed !!

WBR,
Lakshman
 

positive skew frequency

possitive skew decreases freq
tclk>tc-q+tcomb+tsetup-tskew
 

frequency decrease skew

Positive skew is sometimes helpful to us
It decreases the minimum clock period and increases the max clock frequency of operation
 

Re: Will Positive Skew Improves frequency or decrease freque

Hi,

SKEW is indepent of frequency.

+ve or -ve skew does not effect it.
Skew will alter the arrival time of clock edge but it will not alter the time period .
Hence, skew is independent of frequency

vissu
 

skew is independent of frequency but in case of +ve skew arrival time of clock edge will delayed ,it means if we increase the frequency of clock we can meet the setuo and hold time,

Indirectly we can say tha frequency can increase.similarly in case of -ve skew frequency cab be decreased.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top