Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why we need to have setup/hold time for a flop?

Status
Not open for further replies.

engr

Member level 3
Joined
Jul 28, 2008
Messages
62
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,701
Hi
why we need to have setup and hold times for a flop , i know that without these, flop output goes to metastable state, but why really set and hold need to maintain for a flop
Thanks
 

Re: setup/hold time

go thru following link

**broken link removed**
 

Re: setup/hold time

setup time and hold time are useful for set the time period (Tmax) of the circuit.
If you dont know these values, how can u find out your design is working on this freq.
If your design was not satisfy the setup and hold times you will get garbage values after the simulation.
The setup and hold time values are fixed for cell to cell, you can't modify them, these are given by fab.
 

Re: setup/hold time

setup time and hold times are basically is a requirement due to transistor characteristic.
 

Re: setup/hold time

because you need setup and hold time to meet your timing!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top