Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Simple during pre-cts no actual clock will be preset and hence no need for hold check. We will clear set-up violations, do CTS and fix hold violations if any occur.
i am assuming, that clock tree expansion means after CTS. Since, during Pre-cts. the actual placements of the flops comes into the picture and until this point the clock is not yet in propagated mode. Also, there is no point/chance of the hierarchy changes can take place.so In this phase we concentrate on setup and leave the hold violations for next level that is CTS and post cts. In this phase, we fix hold and using the skew information to fix the hold.
There is not such thumb rule, that we have to fix to setup first and then hold. its just like that we fix setup because its purely deisgn based i.e it depends on the design hierarchy.
Hi dftrl,
Setup timing analysis is done at the stage of placement because at the stage of placement if there is any setup violations then it is fixed only by making changes on data path(like inserting buffers,using LVT cells,cell upsizing) but we don't touch the clock path and at this stage clock is not propagated so,skew and insertion delay doesn't come into exsistance.So,set up is fixed at the stage of placement and hold is fixed after the CTS as clock is being propogated,Skew and insertion delay come into exsistance after CTS...,
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.