Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why we care about set-up time violations in FPGA analysis?

Status
Not open for further replies.

kumar_eee

Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
109
Trophy points
1,323
Location
Bangalore,India
Activity points
4,676
FPGA Timing Analysis

In FPGA Design, Why v r wondering abt set-up time violations not hold violations?....
 

chinara

Full Member level 1
Joined
Sep 15, 2004
Messages
96
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
842
Re: FPGA Timing Analysis

Because if hold time is zero, it should be enough.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top