Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why to use HVL (is HDL not enough?)?

Status
Not open for further replies.

eda_wiz

Advanced Member level 2
Joined
Nov 7, 2001
Messages
654
Helped
57
Reputation
114
Reaction score
29
Trophy points
1,308
Activity points
6,195
Why HVL ?

hi,
I havent used any HVLs like Vera or E or System verilog. but i dont understand. Why should we use it. what is the advantage of using it over HDLs for doing functional verification.

Anyway once functionally verified we need to synthesize the design. So if we write it in HDL we can also synthesize it. Rather than writing one model for verification and another for synthesis.

Please help me.

tnx
 

joe2moon

Full Member level 5
Joined
Apr 19, 2002
Messages
280
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Location
MOON
Activity points
3,749
HVL & HDL

The purpose of Hardware Verification Language(HVL) is
to solve the bottlebeck of the IC design flow: verification issue !

HDL(Hardware Description Language), such as Verilog or VHDL,
have made great success in the RTL design domain.
But as increasingly complexity of the ASIC design,
it seems that the original HDL could not meet the requirements.
----------------------------------------------------------------

Firstly,
HVL usually can model the device and environment in a higer level
than HDL. This capability let the prototype can be built earlier.
Sometimes, it will also provide some pre-defined device/bus models.

Secondly,
HVL usually has the assertion-based verification ability.
This feature can not only let you find the bug in the design
more quickly but also define a executable spec.

Thirdly,
HVL usually supports the transaction-based verifiaction.
So, it can verify the design more efficient.
----------------------------------------------------------------

EDA tool venders, C@dence, for example, has already introduced
the unified verification environment.
So, I think that HDL and HVL would work together smoothly
in the near future.

The only problem is which HVL will be used in the unified environment ?
----------------------------------------------------------------
 

rx300

Member level 3
Joined
Mar 2, 2002
Messages
60
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
650
verification is the biggest challenge for successful SoC

Joe2moon has articulated the needs for HVL. I just want to add a few data points.

I happen to have participated in a few SoC designs, ranging from 3 million gates to 8 millions gates. Verification was the biggest challeng we faced. It usually takes us a year to do the design, and at lease another year to do the verification/bug fixes. We simply couldn't afford to make any mistake. The mask costs too much money, usually > 1 million $. If an SoC has to be re-spun a few times, the company is broke! Therefore it makes a lot of sense to put emphasis on verification.

Also, these days not all the IPs are developed in house. It's common to purchase 3rd party's IP. How are gonna make sure you bought something working? Rigorous verification.

HVL brings in completely new verification methodology. HVL is aimed to improve verification efficiency, improve coverage. With VHDL, it takes quite some effort to achieve what HVL can offer. With Verilog, forget it, the language itself is so limited. There is no way to achieve in Verilog what HVL offers.

rx300
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top